ChipFind - документация

Электронный компонент: PM7375

Скачать:  PDF   ZIP
PM7375 LASAR-155
DATA SHEET
PMC-931127
ISSUE 6
LOCAL ATM SAR & PHYSICAL LAYER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
PM7375
TM
155
L
ASAR-
LOCAL ATM SEGMENTATION AND
REASSEMBLY & PHYSICAL LAYER
INTERFACE
DATA SHEET
ISSUE 6: JUNE 1998
PM7375 LASAR-155
DATA SHEET
PMC-931127
ISSUE 6
LOCAL ATM SAR & PHYSICAL LAYER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
PUBLIC REVISION HISTORY
Issue No.
Issue Date
Details of Change
6
June 1998
Data Sheet Reformatted -- No Change in Technical
Content.
Generated R6 data sheet from PMC-931123, P8
5
May 2, 1997
Rev 8 eng doc
PM7375 LASAR-155
DATA SHEET
PMC-931127
ISSUE 6
LOCAL ATM SAR & PHYSICAL LAYER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
i
CONTENTS
1
FEATURES ......................................................................................................................................1
2
APPLICATIONS ...............................................................................................................................2
3
REFERENCES ................................................................................................................................2
4
APPLICATION EXAMPLES .............................................................................................................4
4.1.2
STS-3C UTP-5 ATM OPERATION......................................................................5
4.1.3
STS-3C/1 OPTICAL ATM OPERATION ..............................................................5
4.1.4
DS3/E3 ATM OPERATION ..................................................................................6
5
BLOCK DIAGRAM ...........................................................................................................................7
6
DESCRIPTION ................................................................................................................................9
7
PIN DIAGRAM ...............................................................................................................................11
8
PIN DESCRIPTION (TOTAL 208) ..................................................................................................12
8.1
LINE SIDE INTERFACE SIGNALS (24) ..........................................................................12
8.2
MULTIPURPOSE PORT INTERFACE SIGNALS (24) .....................................................17
8.3
PCI HOST INTERFACE SIGNALS (52)...........................................................................23
8.4
MICROPROCESSOR INTERFACE SIGNALS (31) .........................................................31
8.5
MISCELLANEOUS INTERFACE SIGNALS (77) .............................................................35
9
FUNCTIONAL DESCRIPTION ......................................................................................................42
9.1
RECEIVE LINE INTERFACE ...........................................................................................42
9.1.1
CLOCK RECOVERY UNIT................................................................................42
9.1.2
SERIAL TO PARALLEL CONVERTER..............................................................43
9.2
RECEIVE FRAMER AND OVERHEAD PROCESSOR....................................................43
9.2.1
RECEIVE SECTION OVERHEAD PROCESSOR .............................................44
9.2.2
RECEIVE LINE OVERHEAD PROCESSOR.....................................................44
PM7375 LASAR-155
DATA SHEET
PMC-931127
ISSUE 6
LOCAL ATM SAR & PHYSICAL LAYER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
ii
9.2.3
RECEIVE PATH OVERHEAD PROCESSOR ....................................................45
9.3
RECEIVE ATM CELL PROCESSOR ...............................................................................45
9.3.1
CELL DELINEATION.........................................................................................45
9.3.2
CELL FILTER AND HEC VERIFICATION..........................................................46
9.3.3
GFC EXTRACTION...........................................................................................48
9.3.4
PAYLOAD DESCRAMBLING.............................................................................48
9.4
RECEIVE ATM AND ADAPTATION LAYER CELL PROCESSOR ...................................48
9.4.1
ATM LAYER PROCESSING ..............................................................................48
9.4.2
AAL LAYER PROCESSING ..............................................................................49
9.5
CONNECTION PARAMETER STORE ............................................................................50
9.6
SAR PERFORMANCE MONITOR...................................................................................50
9.7
TRANSMIT ATM TRAFFIC SHAPER ..............................................................................51
9.7.1
RATE QUEUE STRUCTURES ..........................................................................51
9.7.2
PEAK CELL RATE (PCR) AND SUSTAINABLE CELL RATE (SCR)
TRANSMISSION...............................................................................................52
9.7.3
CBRC SUPPORT..............................................................................................53
9.8
TRANSMIT ATM AND ADAPTATION LAYER CELL PROCESSOR.................................53
9.8.1
AAL LAYER PROCESSING ..............................................................................53
9.8.2
ATM LAYER PROCESSING ..............................................................................53
9.9
TRANSMIT ATM CELL PROCESSOR ............................................................................54
9.10
TRANSMIT TRANSMITTER AND OVERHEAD PROCESSOR.......................................55
9.10.1
TRANSMIT SECTION OVERHEAD PROCESSOR ..........................................55
9.10.2
TRANSMIT LINE OVERHEAD PROCESSOR ..................................................55
9.11
TRANSMIT PATH OVERHEAD PROCESSOR................................................................57
9.12
TRANSMIT LINE INTERFACE ........................................................................................58
PM7375 LASAR-155
DATA SHEET
PMC-931127
ISSUE 6
LOCAL ATM SAR & PHYSICAL LAYER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
iii
9.12.1
CLOCK SYNTHESIS ........................................................................................59
9.12.2
PARALLEL TO SERIAL CONVERTER..............................................................59
9.13
JTAG TEST ACCESS PORT INTERFACE.......................................................................59
9.14
PCI DMA CONTROLLER INTERFACE ...........................................................................59
9.14.1
PCI INTERFACE AND MAILBOX ......................................................................60
9.14.2
TRANSMIT REQUEST MACHINE ....................................................................62
9.14.3
TRANSMIT DESCRIPTOR TABLE....................................................................62
9.14.4
TRANSMIT QUEUES AND OPERATION..........................................................64
9.14.5
TRANSMIT DESCRIPTOR DATA STRUCTURE ...............................................69
9.14.6
RECEIVE REQUEST MACHINE.......................................................................75
9.14.7
RECEIVE PACKET DESCRIPTOR TABLE........................................................75
9.14.8
RECEIVE PACKET QUEUES AND OPERATION..............................................77
9.14.9
RECEIVE PACKET DESCRIPTOR DATA STRUCTURE ...................................81
9.14.10 RECEIVE MANAGEMENT DESCRIPTOR TABLE ............................................85
9.14.11 RECEIVE MANAGEMENT QUEUES................................................................87
9.14.12 RECEIVE MANAGEMENT DESCRIPTOR DATA STRUCTURE .......................89
9.15
MICROPROCESSOR INTERFACE .................................................................................91
9.16
MICROPROCESSOR AND PCI HOST NORMAL MODE REGISTER MEMORY MAP...91
9.16.1
NORMAL MODE REGISTER MEMORY MAP ..................................................93
10
NORMAL MODE REGISTER DESCRIPTIONS.............................................................................99
10.1
SELECTABLE MASTER REGISTERS ..........................................................................100
10.1.1
REGISTER 0X00 (0X000): LASAR-155 MASTER RESET / LOAD METERS.100
10.1.2
REGISTER 0X01 (0X004): LASAR-155 MASTER CONFIGURATION............102
10.1.3
REGISTER 0X02 (0X008): LASAR-155 MASTER INTERRUPT STATUS.......105